O' 1004 EN THE UNITED STATES PATENT AND TRADEMARK OFFICE

A. MORGENSHTEIN et al

Serial No.:

oplicant:

10/648,474

Filed:

August 27, 2003

For:

Logic Circuit and Method of

Logic Circuit Design

Examiner:

Group Art Unit: 2819

Attorney

Docket: 26327

§

Commissioner for Patents PO Box 1450 Alexandria, VA 22313-1450

**INFORMATION DISCLOSURE STATEMENT** 

Sir:

Enclosed is a PTO Form 1449 which lists citations which may be material to the patentability and examination of the above identified application. Also enclosed are copies of the references cited. These are submitted in compliance with the duty of disclosure defined in 37 CFR 1.56. The Examiner is requested to make these citations of official record in this application.

This Information Disclosure Statement under 37 CFR 1.56 is not to be construed as a representation that a search has been made, that additional matter which is material to the examination of this application does not exist, or that any or more of these citations constitutes prior art.

Respectfully submitted,

Sol Sheinbein

Registration No. 25,457

Date: March 30, 2004

Please type a plus sign (+) inside this box  $\rightarrow +$ Approved for use through 10/31/99 OMB 0651-0031

Signature

Patent and Trademark Office: U.S. DEPARTMENT Of COMME

Under the Paper	work Redu	·-·				respond to a Rolled	tion of information unles	s it contains a valid OMB control	number. e if Known		
		Substitute	for form 14	Application Number	10/648,474						
	ĭ	NEORI	MATI	ON	DISC	LOSURE		Filing Date	August 27, 200	3	
						LICANT		First Named Inventor	Morgenshtein		
	2	) I A I E	IVIENI	Group Art Unit	2819						
		(use d	as many .	sheet	s as nec	essary)		Examiner Name			
Sheet	1		· · · · · ·		Of	<u>`_</u>	2	Attorney Docket Number	26327		
_	•				U.	S. PATENT	DOCUMENTS	<del> </del>			
		U.S. Paten	t Documer	nt							
Examiners Initials	Cite No. 1	Number	(if known)			me of Patentee of Cited Do		Date of Publication of Cited Document MM-DD-YYYY	Pages, columns, lines, Where Relevant Passages or Relevant Figures Appear		
		6,486,	,708			hita et al		11-26-2002			
		6,124,			Yamas	hita et al		09-26-2000			
		6,185,	5,719		Sako			02-06-2001	-2001		
	ļ										
··											
<del></del>			1								
	<b> </b>		1			<del>_</del>			_		
	-										
					_						
						<del></del>					
	<u> </u>				FODI	ELCAL DATE	NT DOCUMEN	TO TO THE PARTY OF			
		Foreig	gn Patent D	Ocum		IGN PAIL	NT DOCUMEN	15		1	
Examiners Initials	Cite No. <sup>1</sup>		Number <sup>4</sup>	Kin	d Code <sup>5</sup> known)	Name of Patentee or Applicant of Cited Document	Date of Publication of Cited Document MM-DD-YYYY	Pages, columns, lines, Where Relevant Passages or Relevant Figures Appear			
	-			<del> </del>						ļ	
										<u> </u>	
				-							
				-					<del>_</del>	<u> </u>	
				-		-				ऻ—	
Examiner	L									<u></u>	
LAAHIHET								Date			

<sup>\*</sup>EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

Considered

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231.

DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.

<sup>&</sup>lt;sup>1</sup> Unique citation designation number. <sup>2</sup> See attached Kinds of U.S. Patent Documents. <sup>3</sup> Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). <sup>4</sup> For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. <sup>5</sup> Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. <sup>6</sup> Applicant is to place a check mark here if English language Translation is attached.

PTO/SB/08A (10-96)

Approved for use through 10/31/99 OMB 0651-0031

Patent and Trademark Office: U.S. DEPARTMENT Of COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

	Su	bstitute for form 1449A/PTO		Complete	<del>,</del>						
				Application Number 10/64							
	INF	ORMATION DISCLOSURE		Filing Date	August 27, 2003						
	STA	TEMENT BY APPLICANT		First Named Inventor	Morgen	shtein					
		•		Group Art Unit	2819						
		(use as many sheets as necessary)		Examiner Name							
Sheet	2	Of	2	Attorney Docket Number 2632							
		OTHER PRIOR ART – NON I									
Examiner Initials	Cite No. <sup>1</sup>	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial symposium, catalog, etc.) date, page(s), volume-issue number(s), publisher, city and/or country where published.									
		Al-Assadi et al, "Pass-Transistor Logi 1991									
		Chandrakasan et al, "Minimizing Power Consumption in Digital CMOS Circuits", <i>Proc. IEEE</i> , 83(4):498-523, 1995									
		Ozdag et al, "High-Speed QDI Asynchronous Pipelines", Proc. 8 <sup>th</sup> Int. Symposium on Asynchronous Circuits and Systems, April, 2002									
		Morgenshtein et al, "Gate-Diffusion Input (GDI) – A Novel Power Efficient Method for Digital Circuits: A Design Methodology", 14th Annual IEEE International ASIC/SOC Conference, Sept., 2001									
		Morgenshtein et al, "Gate-Diffusion Input (GDI): A Power Eficient Method for Digital Combinatorial Circuits", IEEE Trans. VLSD Systems, 10(5):566-581, Oct., 2002									
		Morgenshtein et al, "Asynchronous exagerate Gate-Diffusion Input (GDI) Circuits", ISCAS 2002 IEEE International Symposium on Circuits and Systems, May, 2002									
		David et al, "An Efficient Implementation of Boolean Functions as Self-Timed Circuits", <i>IEEE Trans. On Computers</i> , 41(1):2-11, 1992									
	_	Alidina et al, "Precomputation-Based Sequential Logic Optimization for Low Power", IEEE Trans. VLSD Systems, 2(4):426-436, 1994									
		Zimmerman et al, "Low-Power Logic Styles: CMOS Versus Pass-Transistor Logic", <i>IEEE J. Solid-State Circuits</i> , 32(7):1079-1090, 1997									
		Yano et al, "Top-Down Pass-Transistor Logic Design", <i>IEEE J. Solid-State Circuits</i> , 31(6):792-803, 1996									
		Chandrakasan et al, "Low-Power CMOS Digital Design", IEEE J. Solid-State Circuits, 27(4):473-484, 1992									
			<del></del>			. ,					
			·								
Examiner				Date							
Signature			, <u>-</u>	Considered							

<sup>\*</sup>EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

<sup>&</sup>lt;sup>1</sup>. Unique citation designation number. <sup>2</sup>. Applicant is to place a check mark here if English language Translation is attached.

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231.

DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.